Task Superscalar: Using Processors as Functional Units
نویسندگان
چکیده
The complexity of parallel programming greatly limits the effectiveness of chip-multiprocessors (CMPs). This paper presents the case for task superscalar pipelines, an abstraction of traditional out-of-order superscalar pipelines, that orchestrates an entire chip-multiprocessor in the same degree out-of-order pipelines manage functional units. Task superscalar leverages an emerging class of taskbased dataflow programming models to relieve programmers from explicitly managing parallel resources. We posit that task superscalar overcome many of the limitations of instruction-level out-of-order pipelines, and provide a scalable interface for CMPs.
منابع مشابه
Performance Analysis of Superscalar Processors Using A Queueing Model
Superscalar processors have become the de facto standard of RISC processors today. Due to its complexity, estimating the performance of any superscalar processor design is a di cult task. To this end, several analytical models of such processors have been proposed. In this paper, we present a novel Multiple Class and Multiple Resource Queueing Model (MCMR) of superscalar processors. In this mod...
متن کاملSuperscalar instruction issue
learly, instruction issue and execution are closely related: The more parallel the instruction execution, the higher the requirements for the parallelism of instruction issue. Thus, we see the continuous and harmonized increase of parallelism in instruction issue and execution. This article focuses on superscalar instruction issue, tracing the way parallel instruction execution and issue have i...
متن کاملSensitivity Analysis of a Superscalar Processor Model
Superscalar processors obtain their performance by exploiting instruction level parallelism in programs. Their performance is therefore limited by characteristics of programs and the design of the processor. Due to the complexity involved, estimating the performance of any superscalar processor design is a difficult task. Quick prediction of performance improvement arising from architecture mod...
متن کاملFormal Verification of Superscalar Microprocessors with Multicycle Functional Units, Exceptions, and Branch Prediction
We extend the Burch and Dill flushing technique [6] for formal verification of microprocessors to be applicable to designs where the functional units and memories have multicycle and possibly arbitrary latency. We also show ways to incorporate exceptions and branch prediction by exploiting the properties of the logic of Positive Equality with Uninterpreted Functions [4][5]. We study the modelin...
متن کاملFormal Verification of Superscalar Microprocessors with Multicycle Functional Units, Exceptions, and Branch Prediction1
We extend the Burch and Dill flushing technique [6] for formal verification of microprocessors to be applicable to designs where the functional units and memories have multicycle and possibly arbitrary latency. We also show ways to incorporate exceptions and branch prediction by exploiting the properties of the logic of Positive Equality with Uninterpreted Functions [4][5]. We study the modelin...
متن کامل